In this paper, we analyze the conditions when surge voltage peaks higher than 2 p.u (2 times the inverter DC link voltage) occur at the induction motor terminals fed by PWM inverters. These overvoltages can reach 3 p.u or more and posse a threat for the motor insulation. Experimental results and simulations are used to study the dependence of voltage at the motor terminals from the application conditions (cable and motor parameters). Anew algorithm for correction of the PWM, which reduce the motor terminal peak voltage under 2p.u, is proposed and tested successfully in different PWM schemes. Further more a method for calculation of the minimum allowed short time intervals between two consecutive pulses, is given and its results are confirmed from the experiment. Advantages of the new proposed PWM correction method are that it can be implemented at no additional costs, independently from the PWM mode (Sinusoidal PWM, Space Vector PWM, Discrete PWM) used, and without changing the performance of the drive. The application of this method improves the switching reliability of the drive.
Introduction
The application of IGBT-s as switching devices in the PWM variable speed drives (VSD) for the induction motor despite advantages in the drive performance brought some drawbacks too. One of them is the surge voltage problem. It consists in over voltages at the motor terminals and within windings and it is result of the combination of fast switching in the inverter and cable length over 10 m to the motor. These over voltages at 400V motors, in many cases exceed the partial discharge (PD) inception voltage level of the insulation, and reduce drastically its lifetime [9] , [10] . Considering the wide application of the fast switching devices in drives for better performance and lower loss, the surge voltage problem exists in a wide range of industrial applications. While high peak voltages at the motor terminals and their negative influence on the motor insulation have been reported and analyzed in different studies [3] - [5] , [9] , until now the solutions for reducing the peak voltage have not fulfilled the requirements for most industrial applications.
Already proposed solutions require additional equipment as filters or adaptors with additional cost and space requirements.
In the literature there are few studies that recognize the influence of the DC link voltage and PWM parameters had been the only factor, the maximum peak voltage at the motor terminals would not exceed 2p.u (twice the DC link voltage level). It is an experimental fact that the voltage at the motor terminals can be as higher as 2.7 to 3p.u (sometimes even higher [11] ). This is explained in the following:
Let us consider two consecutive pulses and a time interval between them. If the dwelling between two pulses is short, the voltage oscillations from the first pulse will not be extinguished when the second pulse arrives. Further more if the second pulse comes in phase with the existing oscillations, then the resonance will occur and the voltage peak can reach levels up to 3p.u or more.
We will illustrate the reflection and resonance phenomena by using an example of an ideal line (without loss).
In the following analysis for simplification, the reflection coefficients at the motor and the inverter terminals are considered respectively 1 and -1 (considering that Zmotor>>Zcable>>Z;m,.). The voltage waves are considered rectangular.
In Fig.1 are shown the terminal voltage waveforms in case of a falling pulse and a consecutive rising pulse after 2T (where T is the time interval the wave needs to travel the whole cable length). As seen from Fig.1 at t=0 it is supposed that the cable is charged and the transients are settled.
An incident voltage (falling edge) tends to discharge the cable and is reflected several times at the motor and inverter terminals. Before voltage oscillations in the cable are settled a second pulse comes. This second rising edge pulse starts from the inverter terminal in the moment that the reflected wave of the first pulse (falling pulse) arrives for the first time at the same terminal (at t=2T).
For simplicity both reflected waves are analyzed independently from each other. In Fig.1 If we consider further the losses in a very long line (where no reflections are present), considering that power released as heat should be equal to that lost from the pulse [7] we can find that: (2) In PWM drives, at any instant of time (except zero states), if one leg of the inverter has its upper switch "on", the other two legs will have their lower switches "on". Therefore at any instant of time, one phase of the motor is connected in series with two other phases in parallel. The same is true for the cable too. The motor in this case can be represented as one phase equivalent (one phase of the motor in series with two other phases in parallel). During operation, the position of phases, switching on and off, will change. But there will be always one phase connected to one polarity of DC and the two others on the other polarity. In the analysis of the surge voltage at the motor terminals, given in section 2, we concluded that the resonance phenomenon is the reason of peak voltages higher than 2p.u. Therefore in order to prevent these dangerous peak voltages, we have shown that a minimum allowed time interval between consecutive pulses must be set. We have given also in section 2 a new formula (3) for calculation of this minimum allowed time interval between two consecutive pulses and shown that it must be long enough to allow voltage oscillations to be damped before the next pulse arrives. Fig.3 illustrates the principle of this correction method and the respective compensation.
As seen in Fig.3 the PWM waveform of the line voltage is changed after correction such that the time interval between pulses shorter than the allowed minimum are set at the minimum level or eliminated (depending on how short they are). The error made is carried to the next coming period. The maximum error between the averages of the corrected and the non-corrected voltage references taken within two or more carriers is less than (1-min)/2. The error taken over the period of time that the reference resides between min and 1 is zero in any case. It is obvious from the PWM waveform that only short intervals corresponding to the min. level are generated and the error is compensated properly. The min. level allowed of the voltage reference is calculated for the cable and motor parameters from formula (3). It should be mentioned that the reflection coefficient at the motor terminal can be measured from the reflection of a step voltage given from the inverter as y2=(Vpeak-Vstep)/Vstep. Where the Vstep is the voltage step measured at the inverter terminal and Vpeak is that correspondent to the motor terminal. This coefficient depends on the cable and motor surge impedances and if known, it can be determined from those too. As for the reflection coefficient at the inverter, it can be approximated as 1 without any practical error. Fig.3 . PWM before and after correction.
From the analysis of the PWM synthesis a short time interval between two consecutive pulses in the line voltages occurs when the reference voltage command approaches the top level (1 p.u positive or negative) of the carrier. Therefore the method is applied in all cases when the voltage reference enters in the region where short dwelling is generated. As shown in Fig.3 , if the voltage reference lie between min. and 1 p.u level it will be corrected to level min. if less than (1+min)/2 and to level 1 if greater than (1+min)/2. The error, which is the difference between the voltage In Fig.5 are shown the characteristics plotted from eq .3 against the cable length, for different values of the reflection coefficient at the motor terminals.
From these curves it is seen that the settling time of oscillations increase very fast with cable length in the region 10-100m . After 200m the increase is much slower. This is because losses (skin effect) increase proportionally with the cable length. On the other hand even though short cables have lower losses, the higher number of reflections at the motor terminal influence the decay of voltage oscillations . We can say that in short cables, the large number of reflections plays the most important role in voltage oscillations decay, but in long cables, losses are the predominate factor. Finally it is important to be noticed that after calculation of the settling time (min. allowed time between two pulses) according to eq. 3 or the graph in Fig.5 the dead time setting should be taken in consideration to the calculated min. dwell value . The final result is set in the drive controller as a parameter and for a given motor, practically depends only on the cable length.
Implementation and drive performance
The correction algorithm is implemented in the drive controller (TMS320 DSP). The algorithm is inserted right after the calculation of the voltage reference from the controller, and before the voltage reference (formatted) is sent to the FPGA for the comparison with the carrier wave. A simple block diagram is shown in Fig.6 below: For the assessment of the correction method, experiments were conducted in cases with and without correction and voltage waveforms were recorded . The voltage between the motor terminals U and V is shown in (Fig.7) and the voltage of the first coil, between its terminals U and S1, is shown in (Fig.8) . U is the motor phase terminal and Sl represent the other terminal of the first coil of phase U. There are 4 coils connected in series for each phase. To measure the voltage waveform of the first coil we used a special built motor , which had 4 coils in series per phase and all those terminals accessible from outside.
Experiments were conducted with carrier frequency 10kHz, for different modulation methods as Sinusoidal PWM, Space Vector PWM, Discrete PWM and for different conditions of speed and load , with and without dead time compensation.
Maximum peak voltage reduction was verified for different cable lengths from 12,5 to 175m. In Fig.7 and 8 are shown only two cases for 175m and 50m cables. It is seen that the current waveform has no distortion from the applied correction algorithm.
To evaluate the noise level for the corrected PWM method, the noise was measured for different modulation methods, in different speeds, with and without correction . In all cases the spectrum of the noise was also analyzed. The noise level change was negligible as seen from Tab.3 below. The experiment was conducted in an experimental room. The ambient noise level before and after the experiment (when the motor is switched off) was 62dB. During the measurement a type A (flat) filter was used and the measuring equipment was placed in a distance 1m from the motor. During the experiment no load was applied at the motor.
Tab.3. Noise level in [dB]
In general the influence of the correction algorithm becomes stronger when the reference voltage resides for a longer time between 1pu and min-pu where the correction take place.
Vibration of the motor was measured in cases without and with correction. Comparing both cases, we concluded that there was no change in the motor vibrations. The spectrum of the vibrations has two peaks at 9.8kHz and at 5.9kHz in all cases. These frequencies correspond to carrier frequency and sampling frequency of the reference voltage respectively.
Conclusions
In this paper a new algorithm for reduction of the surge voltage at the motor terminals by PWM correction is proposed. Implementation and experimental test have shown that it reduces the motor terminal voltage from 3 p.u to less than 2 p.u (2 times the DC link voltage level). Furthermore it does not change the drive performance and there are no additional costs for its implementation. Because it eliminates very short time intervals between two consecutive pulses, the method improves the reliability of the drive too. It is particularly advised that the method be applied in 400 V, IGBT variable speed drives. 
